Kiran Gunnam Ph.D., IEEE Senior Member

CNSV Consultants' Directory

Results 51 - 60 of 210

pages 1 ¦ 2 ¦ 3 ¦ 4 ¦ 5 ¦ 6 ¦ 7 ¦ 8 ¦ 9 ¦ 10 ¦ 11 ¦ 12 ¦ 13 ¦ 14 ¦ 15 ¦ 16 ¦ 17 ¦ 18 ¦ 19 ¦ 20 ¦ 21

John Gale At-Large Director Taligo, LLC and Carverlon Lda

Carverlon Lda in Europe and Taligo, LLC in Silicon Valley provide corporate development services

Bandit Gangwere Member Topdown Design Associates

Mission Critical Embedded Systems Device Drivers. Operating Systems. C, Assembly. Virtual Reality.

Dilip R. Ganpule Affiliate Member Consultant

C++, Java, compilers, electronic design automation (EDA), project management

Ed Gavin Member Rose Garden Software

Software & Firmware for Biotech and Medical Devices

Michael N. Gershowitz , P.E. Member Consultant

Product Design and Development

Donald R. Gibson Member PATENT-TECH

Prepare Patents, Wireless systems expert.

James S. Gordon Member HIIMAGES

Quality engineering, design automation, manufacturing, photography and imaging.

Kiran Gunnam , Ph.D., IEEE Senior Member Member LSI Corporation

Signal processing, HDD, Flash Memory, Storage,LDPC error correction, ASIC, FPGA, DSP, Semiconductors

Byron Hale Member Effective Information, LLC

Digital Signal Processing: Software, programmable logic. Signal Processing: Joint time-frequency.

William Hamburgen Member Hamburgen Engineering, LLC

Heat dissipation, VLSI design, data center architecture.

Consultant Details

Kiran Gunnam, Ph.D., IEEE Senior Member Member LSI Corporation

Principal ASIC Design Engineer
Milpitas, CA
408.802.7966 (cell)
kgunnam@ieee.org
www.lsi.com

DSP, ECC, LDPC, Flash, ASIC,FPGA, u-architecture, RTL design

IEEE Senior Member.

Extensive experience and expertise in:

Communications, Signal processing and VLSI
Hardware friendly algorithms, Hardware architecture, micro-architecture, FPGA and ASIC implementation

Low-density parity-check (LDPC) error correction code (ECC) systems

Encoders
Decoders
Error floor estimation and mitigation
Interleavers
Queuing systems
Hard disk drive magnetic recording channels
Flash memory read channel
Hardware friendly algorithms, Hardware architecture, micro-architecture, FPGA and ASIC implementation for the above.

Skill set: Matlab, C, Verilog, VHDL, Cadence/Synopsys tools, FPGA tools

40 patent applications

published applications so far: http://tinyurl.com/3jpwhwa