Bringing together consultants, clients and interested parties to exchange ideas about electrical, electronic and software engineering.
IEEE-CNSV: Consultants' Network of Silicon Valley
CaliforniaConsultants.org

CNSV Consultants' Directory


Find consultants by keyword, name or company. Use blank entry to select all members.
Results 91 to 100 of 123
pages 1 ¦  2 ¦  3 ¦  4 ¦  5 ¦  6 ¦  7 ¦  8 ¦  9 ¦  10 ¦  11 ¦  12 ¦  13 ¦ 
MPEG, H.264, image processing, digital displays, digital TV, IPTV, mobile TV, China AVS. Semiconductor memory designer and expert witness. Analog/digital dontrol system design.
Chuck Robbin  Affiliate Member Robbin Associates
Semiconductors, digital TV, network security, consumer products.
Robert C. Rosenbaum, P.E.  Member Robert C. Rosenbaum, P.E.
Global Consultant in Mechanical, Marine, Electrical, and Control Systems Engineering.
William F. Rousseau, Ph.D.   Emeritus Member Consultant
Firmware, ATA/IDE, SCSI, Servo, Read Channel, Database, Web, Expert Witness. Intellectual Property, Patents, Semiconductors, LCDs, Systems Design, Material Science.
Tony Sander  Member Sander Engineering
Analog design, instrumentation and control, and project management. Electronics product design from concept to production

Consultant Details

200 E. Dana St. #8
Mountain View, CA 94041
650.814.1076 (cell)
peter@petersalmon.com
www.linkedin.com/in/petersalmon2008

Intellectual Property, Semiconductor Packaging, Systems

Peter has worked with some of the best minds in the intellectual property business including the late Aldo Test, formerly of Flehr, Hohbach, Test, Albritton & Herbert; Ed Bachand, Partner at Dorsey & Whitney; and Ron Laurie, Managing Director of Inflexion Point Strategy. He owns 13 issued patents plus over 25 patents in process, and has performed as an expert witness through Round Table Group and Silicon Valley Expert Witness Group.

Peter is currently directing his consulting business toward technical support for patent evaluations, including expert opinions, reports, depositions, testimony and litigation.

Peter's electronic packaging inventions include two new flip chip connectors that emphasize rework for high assembly yield, eliminating epoxy underfill; advanced cooling methods including copper channels carrying chilled water; a new test methodology for high speed functional test at the system level employing a socketed FPGA test chip; wafer-level approaches to automated assembly and test; and a solder free assembly method.

As a technologist and system designer Peter has invented and developed multiple system hardware and software designs to various levels of maturity. Commercial systems include a high speed printer employing dry toner, electrostatic imaging and voltage traveling waves; electrostatic motors and generators operating at high voltage, having a compact size and high energy efficiency, employing a stacked disk architecture and high surface charge density using ion implantation; and 3D electronic systems including stacked semiconductor devices employing through silicon vias (TSVs). Military systems include reconnaissance systems having multiple air-borne vehicles, platforms and ground stations.

Peter won the Best of Conference Award at the 2nd International Wafer Level Packaging Conference in San Jose, CA, for his Repairable 3D Semiconductor Subsystems


Home ¦ About CNSV ¦ Sitemap ¦ Privacy Statement ¦ Terms of Use ¦ Contact Us ¦ Created by Expert Software Consulting

Copyright © 1996-2007 by IEEE Consultants' Network of Silicon Valley, All rights reserved