IEEE-CNSV  Consultants' Network of Silicon Valley   CaliforniaConsultants.org
Bringing together consultants, clients and interested parties to exchange ideas about electrical, electronic and software engineering. IEEE-CNSV: Consultants' Network of Silicon Valley
CaliforniaConsultants.org

CNSV Consultants' Directory

Results 151 - 160 of 207
pages 1 ¦ 2 ¦ 3 ¦ 4 ¦ 5 ¦ 6 ¦ 7 ¦ 8 ¦ 9 ¦ 10 ¦ 11 ¦ 12 ¦ 13 ¦ 14 ¦ 15 ¦ 16 ¦ 17 ¦ 18 ¦ 19 ¦ 20 ¦ 21
Daniel Russakoff    Affiliate Member Voxeleron, LLC
Computer vision, image processing, pattern recognition, data mining, medical imaging, algorithms. Specializing in advanced data storage system architectures for HPC/HEC.
Jeff Safire    At-Large Director Shadow Cliffs Engineering
Firmware, ATA/IDE, SCSI, Servo, Read Channel, Database, Web; Patent & IP Expert Witness. Engineering consultant, expert witness, system designer IC Design, ASIC, low power, mixed signal, reliability, IR drop, thermal, power, timing, SPICE. Algorithm Development for biomedical systems, control, vision, instrumentation ...
Peter Schmuckal    Affiliate Member Schmuckal Consulting
Embedded product design: CDMA/GSM, deeply embedded systems, Zigbee, wireless, DSP, telephony Sub-micron analog, mixed-signal IC, IP cores, SONET, SATA, video rate ADCs, PLLs, ASICs. Electronics product design from concept to production
Eugene D. Sharp , Ph.D.    Member Consultant
Antennas, Electromagnetic Radiation, Propagation.

Consultant Details

2953 Bunker Hill Lane, Suite 400
Santa Clara, CA 95054
408.738.5509
408.772.0708 (cell)
408.282.3501 (fax)
info_new@mobilitysemi.com
mobilitysemi.com

Sub-Micron Analog & Mixed-Signal IC Design

We have delivered designs using sub-micron CMOS and BiCMOS process technology from leading fabs such as TSMC, UMC, Infineon, and JAZZ. We are aware of different design methodologies and CAD tools our customers use, and we have successfully integrated our designs into the customer flow. We partner with leading ASIC providers to provide analog capabilities.

Sample analog Front-Ends and analog blocks:

  • Analog Process migration of a 3rd order delta-sigma modulator
  • HDD read-channel AFE blocks in 0.25u and 65nM CMOS
  • Key analog blocks for OC-192 SONET complaint fiber optic receiver with EDC in 0.18u Jazz BiCMOS
  • Less than 1pS jitter clock tree design for 10G Base-T AFE in 90nM TSMC
  • Analog filter for 10G Base-T AFE in 90nM TSMC

Design Service Capabilities:

  • High performance analog IP development and integration for ASIC development
  • Transistor level Analog Front End design for wired, hard-disk, optical, and wireless chips
  • High performance block level analog IC design
  • Nyquist-Rate ADCs and DACs
  • Low jitter PLLs, Current Mode Logic libraries, high-speed transmitters
  • Power management: LDOs, Charge Pumps, DC-DC converters
  • Analog centric test chip design prototyping and debug using main stream foundries
  • Custom Analog and digital mask design (layout)


Home ¦  About CNSV ¦  Sitemap ¦  Privacy Statement ¦  Terms of Use ¦  Contact Us ¦  Created by Expert Software Consulting

Copyright © 1996 - 2012 by IEEE Consultants' Network of Silicon Valley, All rights reserved